Concurrent Assertion :: After ' a ' is True . ' b ' Should Never be True till end of Simulation

[hisingh]

In reply to ben@SystemVerilog.us:

Ben , I tried using

a  |=>  always strong(!b)

However I still don’t see the assertion Pass display .