Concurrent Assertion :: After ' a ' is True . ' b ' Should Never be True till end of Simulation

[hisingh]

In reply to ben@SystemVerilog.us:

Got it . So I would have to use an appropriate unbounded delay