Clock period using SVA

[Malai_21]

In reply to ben@SystemVerilog.us:

Thank you Ben.