Verification Academy
Clock period using SVA
SystemVerilog
SystemVerilog
,
SVA
,
assertion
,
clock-frequency
Malai_21
September 16, 2020, 1:04am
5
In reply to
ben@SystemVerilog.us
:
Thank you Ben.
show post in topic