Checking a clock using SVA

SystemVerilog
, ,
10

In reply to ben@SystemVerilog.us:

Hi Ben/Dave,

Do you guys personally think it’s better idea to check clock using property assertion ? I think the assertion will always be active through out the simulation. That will affect performance of the simulation time?

Just curious to know your views on same.

Thanks,
Digesh