Binding modules with systemverilog interface

Please use code tags making your code easier to read. I have added them for you.

You cannot bind a module inside in interphase, so you need to make them both modules or both interfaces.

The port definitions of trace_file do not match the bind instantiation. Does trace_file really need to be underneath trace_interface, or can they both be bound into the dut?