Assigning 1st element of enum as non-zero and accessing it

SystemVerilog
,
3

In reply to KillSteal:

Yes. But why without assigning it is not working. Is there any reason.

Incase of using 0 for first element this problem is not raising.