Assign to interface input inside Class

SystemVerilog
, , , ,
3

In reply to cgales:

Hi,
Thanks for your changes,

and don’t work, I mean that the bus is 0 and the data I want that will enter didn’t