Assertion to check if all bits get set atleast once in simulation for a multibit vector

[rohitk]

In reply to ben@SystemVerilog.us:

Thanks Ben for help.