Assertion to check if all bits get set atleast once in simulation for a multibit vector

SystemVerilog
,
4

In reply to ben@SystemVerilog.us:

Hi Ben,

Thanks a ton for help, the assertion property is not failing is none of the bits gets set. I modified your constraint to {$countones(fgs)==0;} and no failure get generated.

Regards,
Rohit