In reply to Nimisha Varadkar:
Macros have no knowledge of SystemVerilog syntax—they just do simple text replacement. You need to make sure to text replaced by the macro is valid syntax.
In reply to Nimisha Varadkar:
Macros have no knowledge of SystemVerilog syntax—they just do simple text replacement. You need to make sure to text replaced by the macro is valid syntax.