Assertion for checking clock alignment

In reply to ben@SystemVerilog.us:

Thank Ben.