Assertion for checking clock alignment

In reply to ben@SystemVerilog.us:
Thanks Ben.

Could you let me know is there any reason for the usage of the event e?