In reply to ben@SystemVerilog.us:
I’d like to ask about the following scenario :
sequence_expr1 |->
sequence_expr2 |-> property_expr
If the first part didn’t occur ( i.e. sequence_expr1 happened but sequence_expr2 didn’t occur ). If the first |-> failed, shall the entire property fail ?
Thank you,