Sven Beyer

Sven Beyer is the Program Manager for Formal Processor Verification at Siemens EDA (Siemens Digital Industries Software). Sven has close to twenty years of experience in formal verification, with a specific focus on industrial processor verification. Prior to Siemens EDA, he was with OneSpin Solutions since its inception, filling various roles involving methodology, application, and product management. He has been instrumental to the development of many formal verification IPs and apps and holds several patents, including one for processor verification.

Sven has led numerous formal processor verification projects, such as the work on Infineon's TriCore processor. His most recent work involves the automation of the verification of RISC-V based architectures. Sven holds a Dr.-Ing. (equivalent to a PhD) in computer science from Saarland University, Germany, where his PhD thesis was focused on the formal verification of an out-of-order processor core.

Content by Sven Beyer

No content found.

New UVMF Release

The UVM Framework (UVMF) provides a jump-start for learning UVM and building UVM verification environments.

Missing Forum Notifications?

Check out this blog post from Dave Rich on how to enable Forum Notifications.

Upcoming VIQ Webinar

Thursday, Nov 21st-8:00 AM PST

Boost Your Verification Productivity with Questa Verification IQ

On-Demand HBM4 Webinar

Verifying the Next Generation High Bandwidth Memory Controllers for AI and HPC Applications

Upcoming FPU Webinar

Wednesday, Jan 22nd-8:00 AM PST

Streamlining FPU Verification with an Alternative to C-reference Model Approaches

Sven Beyer

Content by Sven Beyer

Filter By

Subject Matter Experts