Hey all, I hope you're doing great.
Im trying o verify my DUT registers, I add a regmodel in the TB. I wanted to make sure if some of my readings are correct or not.
to test rw register access; Are uvm_reg_bit_bash_seq and uvm_reg_single_bit_bash_seq what im looking for ?