wire-assign

SystemVerilog ,  pass-argument-by-ref ,  wire-assign ,  logic-array-packed-unsigned ,  fork-join_none-and-automatic-variables ,  forksystemverilog

SystemVerilog ,  wire-assign