whitebox_verification-systemverilog
Topic | Replies | Views | Activity | |
---|---|---|---|---|
Observe/Read the value of an internal signal of a submodule in my design |
![]() ![]() |
3 | 596 | May 25, 2023 |
Topic | Replies | Views | Activity | |
---|---|---|---|---|
Observe/Read the value of an internal signal of a submodule in my design |
![]() ![]() |
3 | 596 | May 25, 2023 |