Zero delay loop in verilog design

UVM
4

In reply to santhosh1626:

There were a few other suggestions such as switches and breakpoints to try. Try increasing the limit a few orders of magnitude as well.