Zero delay loop in verilog design

UVM
3

In reply to dave_59:

I checked the User Manual section and increase the Iteration Limit 5000 to 6000 in modelsim simulator, but i am getting same error.