Zero delay loop in verilog design

UVM
2

You may need to increase the value of the IterationLimit variable.

Check the User Manual section “Detecting Infinite Zero-Delay Loops”