Will always_comb block trigger if the signal value changes from 0/1 to X

SystemVerilog
, , ,
3

In reply to dave_59:

Thanks Dave. I do see that the always_comb block gets triggered if the signal changes from 0/1 to X. But my force and release commands dont seem to be working. Should there be some time delay between force and release?