Will always_comb block trigger if the signal value changes from 0/1 to X

SystemVerilog
, , ,
2

In reply to sj1992:

module try_me;
  logic signal = 1;
  always_comb if (signal === 'x) $display("signal is x at %0d", $realtime);
  initial #2 signal = 'x;
endmodule