Why system verilog does not allow always block in program scope?

SystemVerilog
5

In reply to akghona:

Hi,

Suppose if we use forever in program block, what will happen. what is the difference between always and forever.

I think this is very very basic doubt, But Please clarify this.

Thanks,
Karalamoorthy