Verification Academy
Why system verilog does not allow always block in program scope?
SystemVerilog
SystemVerilog
akghona
April 5, 2013, 9:03am
4
In reply to
vybhava
:
Thanks Dave…Good Explaination
show post in topic