Verification Academy
Why system verilog does not allow always block in program scope?
SystemVerilog
SystemVerilog
vybhava
March 8, 2013, 6:21pm
3
In reply to
dave_59
:
Thanks dave
show post in topic