Why should we avoid virtual sequencer?

In reply to szy0014:

From UVM Rapid Adoption: A Practical Subset of UVM - Sutherland and Fitzpatrick

There is no need to include a virtual sequencer in either the test or the environment. All the virtual sequencer does is add more inter-component connections and complexity to the environment, with no benefit of portability nor flexibility.