In reply to ben@SystemVerilog.us:
Hello Ben,
Thanks for your response. But just a small clarification, when you said “it is more effective and efficient to design them without the reset logic”, effective & efficient in what ways ? Can you kindly give some examples ?
Thanks !