Since not all registers need to be reset, it is more effective and eficient to design them without the reset logic. These regs include pipelined and loadable and need not the reset feature. .
Other designs are reset with set scan at initialization.
In Real silicon a reg will stabilize to 0 or 1 @ power-up.
Ben Ben@systemverilog.us