Which parameter is active when redefined?

SystemVerilog
, ,
2

In reply to whwjez:

BTW, this is not what I want. How can VCS report a warning when this redefining situation happend by add some option?