Which HDL has probability of consuming more simulation time between SV and Verilog?

SystemVerilog
,
3

In reply to bachan21:

You cannot judge performance simply by lines of code, even within the same language.

Even with this simple statement

if (A==B) ...

Without knowing the datatypes behind A and B, the performance could be wildly different.