Which HDL has probability of consuming more simulation time between SV and Verilog?

SystemVerilog
,
2

In reply to bachan21:

If its like same code, I don’t believe there is a difference.
If the SystemVerilog code contains structures and libraries not available in what is known as ‘Verilog’, then expect a slowdown.

Ben systemverilog.us