What is the advantage of using ##0 over |-> overlapping implication operator in SVA?

SystemVerilog
, , , ,
3

In reply to MICRO_91:

Thanks for the Reply.
But is there any difference when we use these in the property. does using ##0 avoid vacuous success.