What is the advantage of using ##0 over |-> overlapping implication operator in SVA?

SystemVerilog
, , , ,
2

In reply to Amruthabmanigar:

(1) Implication operators ( |-> / |=> ) are illegal within a sequence body. So you will have to use ##0/##1 instead.

(2) Using ##N ( where N >= 0 ) enables the user to concatenate sequences.