In reply to bstephen:
Without seeing the source code, I’d guess that there is a package that defines the types std_logic_vector16/32 and that this package is used by the VHDL RTL code in question.
You can share packages between VHDL + SystemVerilog but it requires a switch to be added to compilation and that will be vendor specific.