Vivado UVM Simulation Memory Leak

In reply to cgales:

In reply to atabey:
You have to explain what you mean by ‘memory leak’. The SystemVerilog language handles all memory allocation/deallocation for you, so there is nothing you as a user can do to control it.

That is what is expected due to garbage collector mechanism. However, the memory usage increases gradually forever when the simulation starts to run.