Verification of ASYNCHRONOUS FIFO

UVM
, , ,
6

In reply to ben@SystemVerilog.us:

Hi Ben,
I have a doubt . If you use only one agent , one driver , one sequencer then how will you drive read and write operations simultaneously ?