Verification of ASYNCHRONOUS FIFO

In reply to ben@SystemVerilog.us:
Thanks a lot, learn much.