IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, April 6th at 2:00 US/Pacific.
Verification Academy
Verification of ASYNCHRONOUS FIFO
UVM
SVA
,
UVM
,
SystemVerilog
,
assertion
cuonghl
November 29, 2018, 3:59pm
13
In reply to
chr_sue
:
Agree with shr_sue, that’s the best solution for now.
show post in topic