In reply to MadhukarN:
You need to create a local down counter:
https://verificationacademy.com/forums/systemverilog/assertion-check-signal-value-between-min-and-max-range#reply-60714
Since you are starting at 0, you could probably simplify it.