$value$plusargs not setting the desired value

SystemVerilog
, , ,
3

In reply to cgales:

Thanks for helping out but i’m afraid the behavior is still the same. Can you tell me why/how is this happening in the first place? I haven’t put any default case or anything in my code.