UVM RAL Callbacks for modifying number of bits of data transfer (32b AHB)

In reply to dolovk:

It is completely unclear to me how 1 register has 3 different addresses. Do you mean indirect adressing?