UVM monitor sees the inputs after 2 clock cycles

In reply to uvmsd:

Can’t answer since you do not show the code in your interface. By yes, a clocking block adds another cycle. But once you introduce a clocking block, you should be using only that clocking block event and not the raw clk signal. Same is true for the signals you are trying to sample.