Hello All,
I am new to integration with other languages while the env is UVM. I understand that UVMConnect library is there for integration between System Verilog and SystemC. Can you help me to know how many ways a System Verilog can be connected with SystemC language.Please guide.
Regards
Sunil Sharma