Verification Academy
Using Range operator in case statement
SystemVerilog
SystemVerilog
rparab
October 6, 2016, 9:54pm
3
In reply to
mpurna
:
Is this synthesizeable?
show post in topic