Using Range operator in case statement

SystemVerilog
2

Hi all,

I got it. We need to use the inside operator along with case statement.

case(val) inside
    [32'h5:32'h18] : $display("In range");
    default: $dsiplay("DEFAULT");            
  endcase

–
Thank you,
mpurna.