Use interface signals as inout in systemverilog

SystemVerilog
, , ,
3

In reply to cgales:
Alright. How can re-use a same BFM if signals from the BFM (interface) should be able to behave as input and output?