Use interface signals as inout in systemverilog

[cgales]

In reply to leonelh:

Modports are a design construct and shouldn’t be used for verification.

You prevent X’s by connecting your signals in an appropriate manner.