Verification Academy
Usage of bind statement with VHDL DUT
UVM
bind
,
SV
,
UVM
,
VHDL
dave_59
November 13, 2015, 2:12pm
2
In reply to
Chandrashekhar Goudar
:
Did you try to compile it and get an error message?
show post in topic