Unpacked/packed type assignment

SystemVerilog
,
3

In reply to dave_59:

In reply to Fipser@VA:
byte unsigned is equivalent to the packed array bit [7:0].

This means

byte unsigned dchar_req [];

is equivalent to the mixed packed/unpacked(dynamic) array

bit [7:0] dchar_req [];

?.