Unable to compile a register model using registers of size 2048 bits

UVM
, , ,
2

In reply to Marc43:

UVM_REG_DATA_WIDTH is a parameter used by the RAL. With +define+ you are specifying a macro but not a parameter. Best is to set UVM_REG_DATA_WIDTH in your RAL package to the correct value.